Skyworks Solutions has been granted a patent for a method to synchronize signals in a communication system. The method involves receiving an input clock signal, generating output clock signals using a phase-locked loop and a digitally controlled clock generation circuit, and dividing the output clock signal to generate an output synchronization signal. This synchronization signal is used to control a time of day counter in the communication system. GlobalData’s report on Skyworks Solutions gives a 360-degree view of the company including its patenting strategy. Buy the report here.
According to GlobalData’s company profile on Skyworks Solutions, Under-screen biometric identification was a key innovation area identified from patents. Skyworks Solutions's grant share as of September 2023 was 62%. Grant share is based on the ratio of number of grants to total number of patents.
Synchronizing signals in a communication system using clock generation
A recently granted patent (Publication Number: US11777703B2) describes a method and apparatus for synchronizing signals in a communication system. The method involves receiving an input clock signal and generating a first output clock signal using a phase-locked loop. This first output clock signal is then supplied to a digitally controlled clock generation circuit. Additionally, an input synchronization signal is received, which provides rollover alignment for time of day counters in the communication system. A control signal for the digitally controlled clock generation circuit is generated based on the input synchronization signal. The digitally controlled clock generation circuit generates a second output clock signal, which is divided to generate an output synchronization signal with a frequency equal to the input synchronization signal. This output synchronization signal, along with the second output clock signal, is supplied to a time of day counter.
The method further includes feeding back the output synchronization signal as a synchronization feedback signal and determining the time difference between the input synchronization signal and the synchronization feedback signal. The control signal is generated based on this time difference, allowing for the adjustment of the timing of the second output clock signal to achieve zero delay synchronization output signal.
The apparatus for synchronizing timing in a network communication system includes a phase-locked loop, a digitally controlled clock generation circuit, a divider circuit, compare logic, and control logic. The phase-locked loop generates a first output clock signal, which is used by the digitally controlled clock generation circuit to generate a second output clock signal. The divider circuit divides the second output clock signal to generate an output synchronization signal. Compare logic determines the time difference between the synchronization feedback signal and the input synchronization signal, while control logic adjusts the timing of the second output clock signal based on this time difference.
The network communication system described in the patent includes a first line card, a timing card, and a backplane. The first line card receives the input synchronization signal and input clock signal, generates the first and second output clock signals, and includes a time of day counter. The timing card supplies the input synchronization signal and input clock signal, while the backplane transmits these signals from the timing card to the first line card.
Overall, this patent presents a method and apparatus for synchronizing signals in a communication system, ensuring accurate timing and alignment for time of day counters.
To know more about GlobalData’s detailed insights on Skyworks Solutions, buy the report here.
Data Insights
From
The gold standard of business intelligence.
Blending expert knowledge with cutting-edge technology, GlobalData’s unrivalled proprietary data will enable you to decode what’s happening in your market. You can make better informed decisions and gain a future-proof advantage over your competitors.